| http://www.w3.org/ns/prov#value | - I am guessing each bit would be represented by a latch, the SWB would be linked to the clock node of each latch (including the input latch), and the output of each latch except the final would be linked to the input of the next latch, as well as to a light to indicate whether it is 0 or 1.
|
