| http://www.w3.org/ns/prov#value | - The present invention relates to a semiconductor memory device, and particularly to a semiconductor memory device having a hierarchical bit line structure in which a bit line is formed of a plurality of interconnection layers including sub-bit lines and a main bit line.
|
