| http://www.w3.org/ns/prov#value | - Moreover, the present invention is especially useful for controlling the mode of operation of a data cache in a multiprocessor system wherein sections of main memory are used as static DMA read and write buffers for communicating between processors.
|
