| http://www.w3.org/ns/prov#value | - A semiconductor memory device according to a third aspect of the present invention includes a plurality of array blocks each having a plurality of memory cells arranged in a form of rows and columns, a plurality of bit line pairs arranged in correspondence to the respective columns, a plurality of word lines arranged in correspondence to the respective rows, and a plurality of sense amplifiers arr
|
