| http://www.w3.org/ns/prov#value | - a seventh logical AND circuit with two input terminals and one output terminal, one of the two input terminals being connected to the seventh of the seven output terminals of the transformation circuit and the other of the two input terminals being connected to the seventh of the seven output terminals of the timing generator; and
|
