| http://www.w3.org/ns/prov#value | - FIG. 2 is a schematic cross sectional view showing an example of the structure of the semiconductor memory device shown in FIG. 1A. For the simplicity of description, the typical structures of the peripheral circuit region PL, sense amplifier region SA, and memory cell region MC are shown being disposed side by side.
|
