| http://www.w3.org/ns/prov#value | - Logical controller 60, in the preferred embodiment, is a memory device wherein the cycle input signal provides a portion of the address to the memory device and the intermediate state signals from timing controller 62 provide the remainder of the address signals.
|
