| http://www.w3.org/ns/prov#value | - BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1A is a schematic cross-sectional diagram depicting a modular (stackable) chip multiprocessor with a variable number of stacked die for high-performance system applications in accordance with an embodiment of the invention.
|
