| http://www.w3.org/ns/prov#value | - system further includescontrol means for monitoring the first and second bus requesting signals from each of said direct memory access control units and generating a bus usage acknowledge signal for each said digital data processor, said bus usage acknowledge signal including a first signal for admitting the usage of the first bus, and a second signal for admitting the usage of the second bus, an
|
