| http://www.w3.org/ns/prov#value | - A memory device according to claim 21, further comprising an interface circuit composed of at least a pair of registers, and interposed between said memory bus and said arithmetic logic processing section, andwherein said first instruction is a write instruction to one of the registers of said pair, and said second instruction is a read instruction to the other of the registers of said pair. 31.
|
