| http://www.w3.org/ns/prov#value | - Each region of the synchronization memory address space 28 is preferably located in a memory controller embedded in a peripheral device such as a bridge that provides central, high speed access by a busmaster to the memory controller without accessing the host bus.
|
