| http://www.w3.org/ns/prov#value | - The interrupt processing system of claim 9, and further including blocking means for allowing said interrupt control means to receive said emulated interrupt signals only during execution of every Nth instruction, wherein N is a positive integer.
|
