| http://www.w3.org/ns/prov#value | - The structures and the interconnections of various kinds of cells which are employed in an exemplified block diagram as shown in FIG. 1 of the hierarchical structure of the neural circuit model adopted for the hierarchical information processing system according to the present invention will be concretely described hereinafter by referring to the hardwares thereof.
|
