| http://www.w3.org/ns/prov#value | - to an associated cache memory; (h) means for generating a cache miss signal if that associated cache memory does not include the requested block of data; (i) means for sending the address of the requested block of data to the bus in response to the cache miss signal; (j) means in each of the processors, except the first processor, for monitoring the address of the requested block of data on the bu
|
