| http://www.w3.org/ns/prov#value | - t system comprising:a device controller for controlling the transfer of data between the pair of processor modules and a peripheral device, the device controller having multiple ports, with each such port being failure-independent of the other such ports and connected to a respective one of said input/output channels, each port including an enable latch operable in response to a disable command co
|
