| http://www.w3.org/ns/prov#value | - FIG. 8 is a circuit diagram of an illustrative adjustable body bias circuit arrangement that may be used to bias transistors in an integrated circuit such as a programmable logic device integrated circuit in accordance with the present invention.
|
