| http://www.w3.org/ns/prov#value | - Thereafter, a dielectric material layer, for example comprising silicon dioxide, is deposited over the structure and, contrary to the typical prior art processing, is polished until the surface of the gate electrode 204 is exposed to obtain the dielectric layer 209 with a planar surface.
|
