| http://www.w3.org/ns/prov#value | - FIG. 7C is a block diagram of a serial-parallel hybrid encoder in accordance with the present invention. At least one data stream d is passed through a first coder C.sub.0 to generate at least one stream p of coded bits, which are applied to
|
