| http://www.w3.org/ns/prov#value | - An integrated semiconductor memory according to claim 1 in which the two control lines of a selective transistor cross in two stacked planes which are electrically insulated from each other, one of the control lines in the substrate of the selective transistor being positioned to pass through the transistorand the other control line being positioned to run via the gate electrode. 4.
|
