| http://www.w3.org/ns/prov#value | - The present invention relates to the testing of logic designs in simulation or hardware, and more particularly to a method and system for measuring and reporting the extent of test coverage of a design-under-test (DUT) in terms of its bus transactions.
|
