| http://www.w3.org/ns/prov#value | - The device as claimed in claim 1, comprising two of said at least two circuits, the register being loaded by the lower order address bit so as to control the incrementing of one or the other of said counters and the authorizing of one or the other of said buffers, depending on whether the address is even or odd.
|
