| http://www.w3.org/ns/prov#value | - The MOSFET circuit of claim 13 wherein the first circuit comprises a deserializer that receives the first logic signal having the first frequency and, using a clock signal, generates the second logic signal comprising N logic signals having a second frequency that is lower than the first frequency, where N is an integer greater than one.
|
