| http://www.w3.org/ns/prov#value | - The memory system of claim 23 wherein the memory controller comprises a memory controller configured to sequentially couple N M-bit words of write data to the memory device, where M is a positive integer, and where N is a positive integer greater than one.
|
