| http://www.w3.org/ns/prov#value | - The system of claim 31 wherein, in response to consecutively receiving two identical N-bit symbols, the first encoder to consecutively output two M-bit symbols selected from the plurality of M-bit symbols of which one is an output symbolindicating that the one: of the two consecutively received N-bit symbols is identical to the other.34.
|
