| http://www.w3.org/ns/prov#value | - FIG. 7 is a graph of a square root of the drain--source current (IDS) versus gate control voltage of an array cell and a reference cell in the normal read mode where the threshold voltage of the array cell is less than the threshold voltage of the reference cell;
|
