| http://www.w3.org/ns/prov#value | - Referring now to FIG. 3, with continuing reference to FIG. 2, a more detailed block diagram of the distributed shared memory system architecture according to the present invention is shown, including transmit and receive architecture and logic associated with each of the plurality of processors (22i, 22ii, 22iii . . . 22n).
|
