| http://www.w3.org/ns/prov#value | - The seven output lines 10a from the address generator 10 are connected to an enable gate 11 that holds the input address of a digital sinusoid PROM (programmable read only memory) 12 at zero, at all times except intervals when an address enable signal is applied.
|
