| http://www.w3.org/ns/prov#value | - The application architecture of the reconfigurable image processor for image processing as claimed in claim 29, wherein said plurality of line registers are coupled to said plurality of corresponding window registers to form an N???N cache register array to process image data with different window sizes, wherein N is an integer.
|
