| http://www.w3.org/ns/prov#value | - and the connection memory; and a test mode controller coupled to the data memory, the connection memory, and a test pin, wherein when a test mode is activated by the test pin, a tester can read and write to memory locations in data memory and connection memory utilizing direct row and column addressing.
|
