| http://www.w3.org/ns/prov#value | - Moreover, when operating in a DDR write mode that supports a ???4N write data width, where N is a positive integer, the write control circuitry provides each of the memory devices in the quad arrangement with 4N bits of write data in a sequence that is synchronized with leading and trailing edges of two (2) consecutive cycles of the write clock signal.
|
