| http://www.w3.org/ns/prov#value | - In the signal processing unit shown in FIG. 2, the delay controller 104 controls a read address of received data stored in the delay means 101, which is implemented by a memory such as an SRAM, on the basis of focus data for generating a focus of
|
