| http://www.w3.org/ns/prov#value | - As shown and preferred, a pair of conventional two input NAND gates 134a and 134b connect the output of the phase detector 133 to the oscillator control circuit only during the valid data period which is preferably defined as the time of the horizontal scan line including the start bit when data can be present.
|
