| http://www.w3.org/ns/prov#value | - A processor bus system comprising a multiconductor bus for carrying address, data and control information; a plurality of devices of different types connectable in parallel to said bus including a system processor, a memory circuit and maintenance means for detecting the failure of any of said devices; switch means for individually connecting said devices to said bus; and logic means responsive to
|
