| http://www.w3.org/ns/prov#value | - The integrated circuit of claim 7, further comprising:an external memory interface operative to access external memory not included on said single semiconductor chip; and said address generating circuit generates addresses including both said memory and said external memory. 14.
|
