| http://www.w3.org/ns/prov#value | - The present invention relates to a semiconductor memory device and more particularly to a semiconductor memory device capable of improving row and column operations upon consecutive read operations by changing a bit line configuration and thus reducing a data access time, thereby realizing a high speed operation.
|
