| http://www.w3.org/ns/prov#value | - Unfortunately, in such a system as is shown in FIG. 6, if the relative speeds of the agents 502???506 vary and/or the relative phase of the clock signals from each of the respective agents 502???506 varies with respect to one another, accesses to the synchronous memory 508 may necessarily include wait states.
|
