| http://www.w3.org/ns/prov#value | - The layout of the memory cell 400 of FIG. 8A minimizes the sizes of the steps due to the semiconductor processing, so that the metal lines and other conductors which run across an array of memory cells 400 (such as shown in FIG. 8B) will not become too thin.
|
