| http://www.w3.org/ns/prov#value | - The system of claim 1, wherein the signal generated by the destination module during a particular clock period defined by the clock means is a function only of logic signals available at the destination module at the beginning of the particular clock period.
|
