| http://www.w3.org/ns/prov#value | - A method for analyzing a circuit including a memory array, the memory array comprising a plurality of array terminals interconnected with a plurality of memory cells, the method comprising defining a SPICE model for the circuit, wherein defining the SPICE model comprises:
|
