| http://www.w3.org/ns/prov#value | - As shown in FIG. 1 and FIG. 2, when a processor unit (CPU0) requests an access to a memory, the access request to the memory is broadcast to all the system controllers (SC0, SC1)that are relevant to the access, in order to maintain the coherence between cache devices.
|
