| http://www.w3.org/ns/prov#value | - A memory controller can be used to control addressing and data flow to and from the memory devices of a checkerboard buffer. [0120]FIG. 18 is a block diagram of another implementation of a switching dual pixel frame buffer architecture 1800.
|
