| http://www.w3.org/ns/prov#value | - FIG. 3 is a flow chart illustrating a method of generating a logical representation of a functional logic system or sub-system from a physical representation of the functional logic system or sub-system according to an embodiment of the present invention.
|
