| http://www.w3.org/ns/prov#value | - FIG. 9B is an equivalent circuit diagram showing a bias state at the time of data programming into a memory transistor connected to the kth control gate line from the bit line side, for illustrating the nonvolatile semiconductor memory device according to the second embodiment of the present invention;
|
