| http://www.w3.org/ns/prov#value | - FIG. 1 is a schematic cross section of a multilevel chip interconnect structure showing the different capacitive components that contribute to signal delay, with a data plot showing the relationship between feature size and intralevel capacitance CLL, inter level capacitance CLG and the total capacitance CT.
|
