| http://www.w3.org/ns/prov#value | - FIG. 3 is a schematic sectional illustration of a triple chip stack made of flash memories 13 with an associated controller 14 and with an additional redistribution layer 21 on the flash memories 13 as well as wire bridges 10 for making electrical contact between the components and with the metal lead frame.
|
