PropertyValue
http://www.w3.org/1999/02/22-rdf-syntax-ns#type
http://www.w3.org/ns/prov#value
  • At this time, the clock terminal CP3 is at logic 0 level and hence the output terminal of the NAND gate 86, i.e. the second input terminals of the EX-OR gates 68-1 to 68-6, is atlogic 1.
http://www.w3.org/ns/prov#wasQuotedFrom
  • patentgenius.com