| http://www.w3.org/ns/prov#value | - ing a cache hit or a cache miss; bus interface means for coupling blocks of data between the addressable cache memory means and the bus, the bus interface means including means for monitoring the plurality of bus transactions on the bus and generating a bus monitor status signal identifying the plurality of bus transactions; and microengine means for initiating the plurality of bus transactions, r
|
