| http://www.w3.org/ns/prov#value | - In the circuit shown in FIG. 14, when the address signal for the head address is fetched, a control signal S is temporarily set at the H level, and, according to the state of the address, one of the signals ??, ??, ??, ?? temporarily enters the H level.
|
