| http://www.w3.org/ns/prov#value | - ing the first processor and the control unit, the control unit thereby communicating between the bus means and the secondary storage device, the secondary storage device being adapted to record information bit-serially by the byte, in a pre-defined first sequence, said system comprising:(a) a memory having first and second sets of memory locations; (b) the control unit including decoding means for
|
