| http://www.w3.org/ns/prov#value | - According to one embodiment of the present invention, an integrated circuit including a memory cell array including a plurality of voids is provided, wherein the spatial positions and dimensions of the voids are chosen such that mechanical stress occurring in the memory cell array is at least partly compensated by the voids.
|
